Abstract-This paper presents the circuit model that is used for the cross-coupled charge pump design algorithm. Symbolic description of the pump stage model as an analog functional block for high-voltage application is firstly discussed. Design process has been done by using simplified BSIM model equations assuming the long channel MOSFET. Characteristics have been verified by ELDO Spice and compared with the found relationships. Static and dynamic parameters of the subcircuit have been tested in two-stages structure by LT Spice simulator. Analysis results show the consistency between model and real circuits characteristics under given conditions. Complex model provides the reliable results for significantly smaller strange capacitances in comparision with the main pump capacitances. The model can be used for design and prediction of the pump parameters without long-time simulation process. The strong inversion region of MOSFET is expected, thus equations are correct for other MOSFET models that are used in chip design (PSP).
I. INTRODUCTION
Cross-coupled charge pump is an advanced architecture of two-phase SC circuits designed for low-power applications on the chip. Circuit draft via the numerical analysis is unefficient from the view of the computional time. An important finding is to ensure a sufficiently Fig. 1 . Cross-coupled charge pump [5] .
high voltage gain G V at each stage, so that the pump function is correct. The basic condition G V > V T H /2 takes into account threshold voltage of switch transistor V T H M si but must also comply to treshold voltage voltage of the inverter transistors M P i and M N i , labeled V T H M P i and V T H M N i . Threshold voltages are different in the same technology process due to body effect ( [2] , [4] , [5] ). Therefore, generalized condition for the charge pump, which will be considered, has the following form:
The previous research has been focused on the on the theoretical and practical analysis of the crosscoupled charge pump [5] , [6] . Analysis results show the charge pump description based on the equivalent digitals models does not comply with the simulation results of the real structure [5] . Corresponding waveforms were shown in [1] , [5] . Thus, an alternative view on the issue has been offered. If condition (1) is not valid, this system may have a discontinuous character, as it was verified by simulation [5] . Maximal voltage gain is one of the main design criteria for pump transistors sizing [1] . For example, the CMOS inverter draft for voltage converters is different from the draft for digital applications. The minimal cross current condition means the asymmetry of the voltage transfer characteristic [1] . In this paper, the attention will be focused on the symbolic description of the pump functional blocks as an analog circuits. Simplified BSIM model equations for high-voltage applications ( [1] , [2] , [4] ) are used for this purpose (long channel transistors) . All equations were verified by simulation in ELDO Spice. The found analytical formulae of the subcircuit are tested in Nstage model by LT Spice in order to achieve the concurrence between model and real circuit characteristics. The main benefit is to find the design algorithm including the relationships for optimal transistors sizing and other pump parameters arising from the input application requirements. The strong inversion of the MOSFETs is expected, in which the behavior models is correct [3] compared with the real measured curves (BSIM, PSP) in the specified technology process.
II. ANALYTICAL MODEL OF THE PUMP STAGE
The cross-coupled charge pump stage contains the CMOS inverter, which is powered by internal voltages V 1 and V 2 . DC voltage source V in demonstrates the ISBN 978-80-261-0642-5, c University of West Bohemia, 2017 slow internal pump voltage change during the phase of the clock signal, i.e. charge/discharge of the main capacitor(s). The voltage on the main capacitor can theoretically achieve value V 2 in the passive interval and it will be doubled, i.e. 2V 2 ≤ V 1 , in the active interval of the clock signal. Consequently, input voltage value may be continuously changed in the maximal range V in ∈ 0,V 1 . The input voltage V in is setting Fig. 2 . Diagram of the cross-coupled charge pump stage both the inverter cross current I cross and switch current I S through the inverter voltage transfer characteristic (VTC). Their influence on the pump properties is reported in [5] . Analytical expression of the inverter cross current characteristics (ICC) I cross is determined by the drain current of the M P i or M N i transistor in saturation region, labeled I DsatN (P ) , and it is divided into three cases according to the input voltage [1] :
where C1 is:
Calculation of the iverter switching point V SP for BSIM model is specified in [1] . Derivation of the VTC is based on the fact, that the drain current of both the MOSFETs must be equal for each of the operating regions [4] . However, the complex expression is not necessary for practical results. Providing the long channel MOSFET, the VTC is linearized beween voltage levels V IL and V IH , where the valid logic levels are not defined. Then,
where I1 = V 2 ,V IL , I2 = V IL ,V IH and I3 = V IH ,V 1 Estimation of the parameters V IL and V IH is based on the conditionĨ cross = 0, whereĨ cross specifies the relationship for the linearized ICC in both of the intervals [1] that are listed in Eq. 2.
Charge pump model application in simulator is additionaly completed by equations for other cases, when the basic condition (1) may not be satisfied. If the inverter is operating in subtreshold region, then its output voltage between input voltages V IH and V IL can be high enough so that, the gate-source voltage of the switch transistor will be grater than threshold voltage, i.e. I S > 0. Extereme case also takes into account inverse operating mode of the inverter, when V 1 < V 2 . These can occur, for example, during the rise time when the pump output voltage starts from 0 to the final value in steady state, for low power supply voltage, V DD → V T H , overlap of the clock signals.... VTC of the CMOS inverter in subtreshold region (cross current is considered zero) is derived by using the subtreshold drain current equation of the MOSFET. It can be expressed as [2] ,
where n is subtreshold swing parameter, V t is thermal voltage, V GS ef f is effective gate-source voltage, V off is offset voltage, which determines channel current at V GS = 0 and
where µ is mobility, q is electron charge, ε Si is permittivity of silicon, NDEP is depletion doping concetration and φ s is surface potential. Respecting Eq. 4 and V gs ef f = V GS 1 , the VTC is given by
where Equation (6) is valid even if both the MOSFETs are OFF, therefore V GS N ≤ 0 ≥ V SG P . Then, the output voltage for case V 1 < V 2 is determined by the output resistance (drain-source) of each of the MOSFETs. This characteristic is shown in Fig. 3 . Now, the switch current I S inclusive of its orientation will be analyzed. Thus, Drain and Source electrods of the M Si transistor are not distinguished in the scheme. Under the basic condition (1), M Si transistor is always ON in the interval V in ∈ 0,V 2 ) because v inv ≈ V 1 and V T H M Si < V T H M N i in the same technology process (Bulks of NMOSs are connected to the same potential). It means that main capacitor is charged during this phase and the current direction is positive (I S > 0) in conformity with the orientation of I S matched in Fig.2 . Moreover, the switch transistor is operating in triode region, labeled I DS0 F , as it can be proved by using the saturation Drain-Source voltage equation [1] , [2] . The current direction is reversed Than drain current is controlled by the constant voltage V GS ≈ V 1 −V 2 , while Drain-Source voltage is increasing (the primary function of the D and S electrods is exchanged). The switch transistor M Si should be OFF in ideal case because the charge transport is realized to the next pump stage at this phase. However, reverse current I SR increases until V in ≤ V IL . Gate-source voltage decreases quickly in the interval V IL ,V IH and V DS voltage change is neglibly small. Thus, the drain current achieves the maximal value at V IL and it will be OFF at V in ≈ V SP . The reverse current characteristic is shown in Fig.4 . Total current I S is given by the following formula:
Reverese current through the M D transistor is zero, due to shorted electrods G and S for the negative orientation of I D .
III. SIMULATION OF THE PUMP MODEL PROPERTIES
Pump model was created for the test purposes by LT Spice. Subcircuit of the i-pump stage X S is shown in Fig. 5a . Internal structure includes two nonlinear 
Simulation results of the static and dynamic characteristics are shown in Fig. 7 . IV. CONCLUSION Symbolic description of the functional blocks of the cross-coupled charge pump was discussed in this paper. Using BSIM model equations, the pump stage was described as simple analog macro-model circuit. Analytical relationships have been used for optimal transistors sizing in N-stage charge pump. All formulae were verified by simulation in the professional design software ELDO Spice, Design Architect-IC v2008.2 16.4 including the real component models in library MGC Design Kit. Long channel and strong inversion region of MOSFETs is expected, thus results are valid in the specified technology process, for example PSP models. The subcircuit of the pump stage was applied in N-stages pump for testing purposes by simulator LT Spice. Simulation results show conformity of the model and real circuits assuming defined conditions. Deviation of the output voltage increases, when the node voltage(s) drop(s) bellow a certain limit (due to low supply voltage, high load current,...) so that MOSFETs are operating in subtreshold region, see Fig.  7b . This state is not suitable in high voltage circuit. Dynamic part of model is omitted, it is provided C C s . Then, dynamic parameters can be estimated, as it is shown in Fig. 8 . This part has been researched now. The main benefit of the model is the subsequent 
